[OpenWrt-Devel] [PATCH v2 2/4] ramips: Fix amount of MT7621 pins controlled by spi group

[Sven Eckelmann]

The PINS conntrolled by the SPI bits in the GPIO_MODE register is always
7 and not 8 for nand mode.

Signed-off-by: Sven Eckelmann <sven at open-mesh.com>
---
v2:
 - split into multiple patches

 .../linux/ramips/patches-3.18/0012-MIPS-ralink-add-MT7621-support.patch | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/target/linux/ramips/patches-3.18/0012-MIPS-ralink-add-MT7621-support.patch b/target/linux/ramips/patches-3.18/0012-MIPS-ralink-add-MT7621-support.patch
index f08ecb032623..7c29fbeedb35 100644
--- a/target/linux/ramips/patches-3.18/0012-MIPS-ralink-add-MT7621-support.patch
+++ b/target/linux/ramips/patches-3.18/0012-MIPS-ralink-add-MT7621-support.patch
@@ -593,7 +593,7 @@ Signed-off-by: John Crispin <blogic at openwrt.org>
 +static struct rt2880_pmx_func rgmii2_grp[] = { FUNC("rgmii", 0, 22, 12) };
 +static struct rt2880_pmx_func spi_grp[] = {
 +	FUNC("spi", 0, 34, 7),
-+	FUNC("nand", 2, 34, 8),
++	FUNC("nand", 2, 34, 7),
 +};
 +static struct rt2880_pmx_func sdhci_grp[] = {
 +	FUNC("sdhci", 0, 41, 8),
-- 
2.5.0
_______________________________________________
openwrt-devel mailing list
openwrt-devel at lists.openwrt.org
https://lists.openwrt.org/cgi-bin/mailman/listinfo/openwrt-devel